## **CLAIMS**

1		1. (original) A method for processing electrical signals, comprising:
2		applying an input signal to a source follower;
3		sensing drain current of the source follower;
4		multiplying the sensed drain current; and
5		applying the multiplied sensed drain current to an output of the source follower.
1		2. (original) The invention of claim 1, wherein a folded cascode device senses the drain
2	current	
1		3. (original) The invention of claim 1, wherein a current mirror multiplies the sensed drain
2	current	•
1		4. (currently amended) The invention of claim 3, wherein:
2		the source follower and the current mirror are both implemented using a single first type of
3	device;	
4	40.1007	the drain current is sensed using a device of a second type different from the first type.
1		5. (currently amended) The invention of claim 4, wherein:
2		the source follower and the current mirror are both implemented using NMOS devices;
3		the device used to sense the drain current is implemented using a PMOS device.
1		6. (original) A circuit comprising:
2 3		a source follower;
3		a first device connected to sense drain current of the source follower; and
4		a current mirror connected to multiply the sensed drain current for application to an output of the
5	source	follower.
1		7. (original) The invention of claim 6, wherein the first device is a folded cascode device.
1		8. (currently amended) The invention of claim 6, wherein:
		the source follower and the current mirror are both implemented using a single first type of
2 3	device;	
4	de 1100 <u>1</u>	the first device is of a second type different from the first type.
1		9. (currently amended) The invention of claim 8, wherein:
2		the source follower and the current mirror are both implemented using NMOS devices; and
2 3		the first device is implemented using a PMOS device.
1		10. (original) The invention of claim 6, wherein the circuit is an integrated circuit.
1		11. (original) A circuit comprising:
2		a transistor M3;
3		a transistor M2 connected at a first channel node to a second channel node of the transistor M3,
4	whereir	
1 2 3 4 5		a gate node of the transistor M2 is connected to an input VIN; and
6		a second channel node of the transistor M2 is connected to an output VOUT;
7		a transistor M0 connected at a first channel node to the output VOUT;
•		a namendation that confidence at a first chamile node to the output your,

8 a transistor M4 connected at a first channel node to the second channel node of the transistor M3; 9 and 10 a transistor M1 connected at a first channel node and a gate node to a second channel node of the transistor M4 and to a gate node of the transistor M0, wherein a second channel node of the transistor M1 11 is connected to a second channel node of the transistor M0. 12 1 12. (original) The invention of claim 11, wherein, when (1) a first channel node of the 2 transistor M3 is connected to a first supply voltage, (2) the second channel nodes of the transistors M0 3 and M1 are connected to a second supply voltage, (3) a gate node of the transistor M3 is connected to a 4 first gate bias voltage, and (4) a gate node of the transistor M4 is connected to a second gate bias voltage, an output voltage appearing at the output VOUT is proportional to an input voltage applied at the input 5 6 VIN. 1 13. (canceled) 1 14. (original) The invention of claim 12, wherein: 2 the transistor M3 functions as a current source for the circuit; 3 the transistors M0 and M2 function as a source follower; 4 the transistors M0 and M1 function as a current mirror: 5 the transistor M4 senses a drain current at the transistor M2; and 6 the current mirror multiplies the sensed drain current and applies the multiplied sensed drain 7 current to the output VOUT. 1 15. (original) The invention of claim 11, wherein: 2 the transistors M0, M1, and M2 are of a first type; and the transistors M3 and M4 are of a second type different from the first type. 3 1 (original) The invention of claim 15, wherein the first type is NMOS transistors and the 16. 2 second type is PMOS transistors. 1 17. (currently amended) The invention of claim 14, wherein: 2 the source follower and the current mirror are both implemented using a single first type of 3 device; and the transistor M4 is of a second type different from the first type. 4 1 18. (currently amended) The invention of claim 17, wherein: the source follower and the current mirror are both implemented using NMOS devices; and 2 3 the transistor M4 is a PMOS device. 19. 1 (original) The invention of claim 11, wherein the circuit is an integrated circuit. 1 20. (new) The invention of claim 1, further comprising applying a current generated by a 2 current source to both the source follower and a device used to sense the drain current of the source 3 follower. 1 21. (new) The invention of claim 6, further comprising a current source connected to apply 2 a current to both the source follower and the first device.